Skip to content

Commit 02dcfc3

Browse files
Huibin Hongrkhuangtao
authored andcommitted
arm64: dts: rockchip: add uart aliases, modify uart1 clk for px30
Change-Id: Ia1accabbb76c1f1e4deb11aae055bec328ec5a61 Signed-off-by: Huibin Hong <huibin.hong@rock-chips.com>
1 parent d516543 commit 02dcfc3

1 file changed

Lines changed: 4 additions & 1 deletion

File tree

arch/arm64/boot/dts/rockchip/px30.dtsi

Lines changed: 4 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -27,6 +27,9 @@
2727
serial0 = &uart0;
2828
serial1 = &uart1;
2929
serial2 = &uart2;
30+
serial3 = &uart3;
31+
serial4 = &uart4;
32+
serial5 = &uart5;
3033
i2c0 = &i2c0;
3134
i2c1 = &i2c1;
3235
i2c2 = &i2c2;
@@ -400,7 +403,7 @@
400403
reg = <0x0 0xff158000 0x0 0x100>;
401404
interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
402405
clocks = <&cru SCLK_UART1>, <&cru PCLK_UART1>;
403-
clock-names = "sclk_uart", "pclk_uart";
406+
clock-names = "baudclk", "apb_pclk";
404407
reg-shift = <2>;
405408
reg-io-width = <4>;
406409
dmas = <&dmac 2>, <&dmac 3>;

0 commit comments

Comments
 (0)