Skip to content

Commit 3daec88

Browse files
bivvyrkhuangtao
authored andcommitted
arm64: dts: rockchip: Add rk618.dtsi
Signed-off-by: Wyon Bi <bivvy.bi@rock-chips.com> Change-Id: Ic85c608028510c87b471b6cda72319219036e874
1 parent d199e00 commit 3daec88

1 file changed

Lines changed: 93 additions & 0 deletions

File tree

arch/arm/boot/dts/rk618.dtsi

Lines changed: 93 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,93 @@
1+
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2+
// Copyright (c) 2019 Fuzhou Rockchip Electronics Co., Ltd
3+
4+
#include <dt-bindings/clock/rk618-cru.h>
5+
6+
/ {
7+
rk618_clkin: rk618-clkin {
8+
compatible = "fixed-factor-clock";
9+
#clock-cells = <0>;
10+
clock-mult = <1>;
11+
clock-div = <1>;
12+
clock-output-names = "rk618_clkin";
13+
};
14+
15+
rk618_lcdc0_dclkp: rk618-lcdc0-dclkp {
16+
compatible = "fixed-factor-clock";
17+
#clock-cells = <0>;
18+
clock-mult = <1>;
19+
clock-div = <1>;
20+
clock-output-names = "rk618_lcdc0_dclkp";
21+
};
22+
};
23+
24+
&rk618 {
25+
compatible = "rockchip,rk618";
26+
clocks = <&rk618_clkin>;
27+
clock-names = "clkin";
28+
29+
rk618_cru: cru {
30+
compatible = "rockchip,rk618-cru";
31+
assigned-clocks = <&rk618_cru SCALER_PLLIN_CLK>,
32+
<&rk618_cru VIF_PLLIN_CLK>,
33+
<&rk618_cru SCALER_CLK>,
34+
<&rk618_cru VIF0_PRE_CLK>,
35+
<&rk618_cru CODEC_CLK>,
36+
<&rk618_cru DITHER_CLK>;
37+
assigned-clock-parents = <&rk618_clkin>,
38+
<&rk618_cru LCDC0_CLK>,
39+
<&rk618_cru SCALER_PLL_CLK>,
40+
<&rk618_cru VIF_PLL_CLK>,
41+
<&rk618_clkin>,
42+
<&rk618_cru VIF0_CLK>;
43+
#clock-cells = <1>;
44+
status = "okay";
45+
};
46+
47+
rk618_dsi: dsi {
48+
compatible = "rockchip,rk618-dsi";
49+
clocks = <&rk618_cru MIPI_CLK>;
50+
clock-names = "dsi";
51+
#address-cells = <1>;
52+
#size-cells = <0>;
53+
status = "disabled";
54+
};
55+
56+
rk618_hdmi: hdmi {
57+
compatible = "rockchip,rk618-hdmi";
58+
clocks = <&rk618_cru HDMI_CLK>;
59+
clock-names = "hdmi";
60+
assigned-clocks = <&rk618_cru HDMI_CLK>;
61+
assigned-clock-parents = <&rk618_cru VIF0_CLK>;
62+
status = "disabled";
63+
};
64+
65+
rk618_lvds: lvds {
66+
compatible = "rockchip,rk618-lvds";
67+
clocks = <&rk618_cru LVDS_CLK>;
68+
clock-names = "lvds";
69+
status = "disabled";
70+
};
71+
72+
rk618_rgb: rgb {
73+
compatible = "rockchip,rk618-rgb";
74+
clocks = <&rk618_cru RGB_CLK>;
75+
clock-names = "rgb";
76+
status = "disabled";
77+
};
78+
79+
rk618_scaler: scaler {
80+
compatible = "rockchip,rk618-scaler";
81+
clocks = <&rk618_cru SCALER_CLK>, <&rk618_cru VIF0_CLK>,
82+
<&rk618_cru DITHER_CLK>;
83+
clock-names = "scaler", "vif", "dither";
84+
status = "disabled";
85+
};
86+
87+
rk618_vif: vif {
88+
compatible = "rockchip,rk618-vif";
89+
clocks = <&rk618_cru VIF0_CLK>, <&rk618_cru VIF0_PRE_CLK>;
90+
clock-names = "vif", "vif_pre";
91+
status = "disabled";
92+
};
93+
};

0 commit comments

Comments
 (0)