Skip to content

Commit 6b06dde

Browse files
ck_zhangasus-leslieyu
authored andcommitted
refine clk:adding items for some hdmi resolutions
For rk TRM spec. the _no parameter must within 1~16 and even. so we refine then to sovle npll clk may not collect and cause HDMI fliker issue. Change-Id: I7e86fbe7a897369868702581daf42c6d404f6903
1 parent 321f60d commit 6b06dde

1 file changed

Lines changed: 20 additions & 15 deletions

File tree

drivers/clk/rockchip/clk-rk3288.c

Lines changed: 20 additions & 15 deletions
Original file line numberDiff line numberDiff line change
@@ -99,27 +99,32 @@ static struct rockchip_pll_rate_table rk3288_pll_rates[] = {
9999
RK3066_PLL_RATE_NB( 241500000, 2, 161, 8, 1),//2560*1440@60Hz
100100
RK3066_PLL_RATE( 252000000, 1, 84, 8),
101101
RK3066_PLL_RATE( 216000000, 1, 72, 8),
102-
RK3066_PLL_RATE( 148500000, 2, 297, 24),//1920*1080@75
103-
RK3066_PLL_RATE( 135000000, 2, 315, 28),//1280*1024@75
102+
RK3066_PLL_RATE( 148500000, 8, 693, 14),//1920*1080@75
103+
RK3066_PLL_RATE( 135000000, 4, 315, 14),//1280*1024@75
104104
RK3066_PLL_RATE( 126000000, 1, 84, 16),
105-
RK3066_PLL_RATE( 119000000, 3, 357, 24),//1680*1050@60
106-
RK3066_PLL_RATE( 108000000, 1, 135, 30),//1280*1024@60
107-
RK3066_PLL_RATE( 88750000, 4, 355, 24),//1440*900@60
108-
RK3066_PLL_RATE( 71000000, 4, 355, 30),//1280*800@@60
105+
RK3066_PLL_RATE( 119000000, 3, 238, 16),//1680*1050@60
106+
RK3066_PLL_RATE( 108000000, 1, 72, 16),//1280*1024@60
107+
RK3066_PLL_RATE( 88750000, 6, 355, 16),//1440*900@60
108+
RK3066_PLL_RATE( 71000000, 3, 142, 16),//1280*800@@60
109109
RK3066_PLL_RATE( 74250000, 8, 297, 12),//1280*700@60
110-
RK3066_PLL_RATE( 78800000, 2, 197, 30),//1280*720@60
111-
RK3066_PLL_RATE( 75000000, 4, 375, 30),//1024*768@70
112-
RK3066_PLL_RATE( 65000000, 3, 260, 32),//1024*768@@60
113-
RK3066_PLL_RATE( 136750000, 4, 547, 24),//1440*900@75
114-
RK3066_PLL_RATE( 106500000, 4, 497, 28),//1280*800@75, 1440*900@60
110+
RK3066_PLL_RATE( 78750000, 4, 210, 16),//1024*768
111+
RK3066_PLL_RATE( 78800000, 15, 788, 16),//1280*720@60
112+
RK3066_PLL_RATE( 75000000, 2, 100, 16),//1024*768@70
113+
RK3066_PLL_RATE( 65000000, 3, 130, 16),//1024*768@@60
114+
RK3066_PLL_RATE( 136750000, 8, 547, 12),//1440*900@75
115+
RK3066_PLL_RATE( 106500000, 1, 71, 16),//1280*800@75, 1440*900@60
116+
RK3066_PLL_RATE( 88750000, 6, 355, 16), //1440x900
115117
RK3066_PLL_RATE( 67500000, 8, 315, 14),//640*480@75
116-
RK3066_PLL_RATE( 54000000, 4, 162, 18),//640*480@60
118+
RK3066_PLL_RATE( 57280000, 25, 716, 12),//832*624
119+
RK3066_PLL_RATE( 50000000, 3, 100, 16),//800*600
120+
//RK3066_PLL_RATE( 54000000, 4, 162, 18),//640*480@60
117121
RK3066_PLL_RATE( 49500000, 1, 33, 16),//800*600@75
118-
RK3066_PLL_RATE( 48000000, 1, 64, 32),
119-
RK3066_PLL_RATE( 40000000, 1, 40, 24),//800*600@60
122+
RK3066_PLL_RATE( 40000000, 3, 80, 16),//800*600@60
123+
RK3066_PLL_RATE( 36000000, 1, 24, 16),//800*600
120124
RK3066_PLL_RATE( 35500000, 3, 71, 16),//?
121125
RK3066_PLL_RATE( 31500000, 3, 73, 16),//640*480@75
122-
RK3066_PLL_RATE( 28320000, 5, 177, 30), //720*400@70
126+
RK3066_PLL_RATE( 30240000, 25, 504, 16),//650*480
127+
RK3066_PLL_RATE( 28320000, 25, 472, 16),//720*400@70
123128
{ /* sentinel */ },
124129
};
125130

0 commit comments

Comments
 (0)