Skip to content

Commit a7d17fd

Browse files
Zheng Yangrkhuangtao
authored andcommitted
drm: bridge: dw-hdmi: fix tmds clk in status show
According to HDMI 2.0 chapter 6.1, for TMDS character Rates avove 340Mcsc, the TMDS Clock Rate shall be one fourth of the TMDS Character Rate. Change-Id: I4cc78aa1a5fbf6cec93e787dde49e482d0b4d342 Signed-off-by: Zheng Yang <zhengyang@rock-chips.com>
1 parent 09f340b commit a7d17fd

1 file changed

Lines changed: 6 additions & 3 deletions

File tree

drivers/gpu/drm/bridge/dw-hdmi.c

Lines changed: 6 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -2973,7 +2973,7 @@ static int dw_hdmi_status_show(struct seq_file *s, void *v)
29732973
struct dw_hdmi *hdmi = s->private;
29742974
u32 val;
29752975

2976-
seq_puts(s, "PHY ");
2976+
seq_puts(s, "PHY: ");
29772977
if (!hdmi->phy.enabled) {
29782978
seq_puts(s, "disabled\n");
29792979
return 0;
@@ -2983,9 +2983,12 @@ static int dw_hdmi_status_show(struct seq_file *s, void *v)
29832983
seq_puts(s, "HDMI\n");
29842984
else
29852985
seq_puts(s, "DVI\n");
2986+
if (hdmi->hdmi_data.video_mode.mtmdsclock > 340000000)
2987+
val = hdmi->hdmi_data.video_mode.mtmdsclock / 4;
2988+
else
2989+
val = hdmi->hdmi_data.video_mode.mtmdsclock;
29862990
seq_printf(s, "Pixel Clk: %uHz\t\tTMDS Clk: %uHz\n",
2987-
hdmi->hdmi_data.video_mode.mpixelclock,
2988-
hdmi->hdmi_data.video_mode.mtmdsclock);
2991+
hdmi->hdmi_data.video_mode.mpixelclock, val);
29892992
seq_puts(s, "Color Format: ");
29902993
if (hdmi_bus_fmt_is_rgb(hdmi->hdmi_data.enc_out_bus_format))
29912994
seq_puts(s, "RGB");

0 commit comments

Comments
 (0)