Skip to content

Commit d1d31e2

Browse files
prabhakarladgeertu
authored andcommitted
pinctrl: renesas: rzt2h: Add support for RZ/N2H
The Renesas RZ/N2H (R9A09G087) SoC shares a similar pin controller architecture with the RZ/T2H (R9A09G077) SoC, differing primarily in the number of supported pins: 576 on RZ/N2H versus 729 on RZ/T2H. Add the necessary pin configuration data and compatible string to enable support for the RZ/N2H SoC in the RZ/T2H pinctrl driver. Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Link: https://lore.kernel.org/20250808133017.2053637-4-prabhakar.mahadev-lad.rj@bp.renesas.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
1 parent 34d4d09 commit d1d31e2

2 files changed

Lines changed: 17 additions & 0 deletions

File tree

drivers/pinctrl/renesas/Kconfig

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -45,6 +45,7 @@ config PINCTRL_RENESAS
4545
select PINCTRL_RZG2L if ARCH_R9A09G056
4646
select PINCTRL_RZG2L if ARCH_R9A09G057
4747
select PINCTRL_RZT2H if ARCH_R9A09G077
48+
select PINCTRL_RZT2H if ARCH_R9A09G087
4849
select PINCTRL_PFC_SH7203 if CPU_SUBTYPE_SH7203
4950
select PINCTRL_PFC_SH7264 if CPU_SUBTYPE_SH7264
5051
select PINCTRL_PFC_SH7269 if CPU_SUBTYPE_SH7269

drivers/pinctrl/renesas/pinctrl-rzt2h.c

Lines changed: 16 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -762,17 +762,33 @@ static const u8 r9a09g077_gpio_configs[] = {
762762
0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0x7f,
763763
};
764764

765+
static const u8 r9a09g087_gpio_configs[] = {
766+
0x1f, 0xff, 0xff, 0x1f, 0x00, 0xfe, 0xff, 0x00, 0x7e, 0xf0, 0xff, 0x01,
767+
0xff, 0xff, 0xff, 0x00, 0xe0, 0xff, 0xff, 0x00, 0xff, 0xff, 0xff, 0x01,
768+
0xe0, 0xff, 0xff, 0x7f, 0x00, 0xfe, 0xff, 0x7f, 0x00, 0xfc, 0x7f,
769+
};
770+
765771
static struct rzt2h_pinctrl_data r9a09g077_data = {
766772
.n_port_pins = ARRAY_SIZE(r9a09g077_gpio_configs) * RZT2H_PINS_PER_PORT,
767773
.port_pin_configs = r9a09g077_gpio_configs,
768774
.n_ports = ARRAY_SIZE(r9a09g077_gpio_configs),
769775
};
770776

777+
static struct rzt2h_pinctrl_data r9a09g087_data = {
778+
.n_port_pins = ARRAY_SIZE(r9a09g087_gpio_configs) * RZT2H_PINS_PER_PORT,
779+
.port_pin_configs = r9a09g087_gpio_configs,
780+
.n_ports = ARRAY_SIZE(r9a09g087_gpio_configs),
781+
};
782+
771783
static const struct of_device_id rzt2h_pinctrl_of_table[] = {
772784
{
773785
.compatible = "renesas,r9a09g077-pinctrl",
774786
.data = &r9a09g077_data,
775787
},
788+
{
789+
.compatible = "renesas,r9a09g087-pinctrl",
790+
.data = &r9a09g087_data,
791+
},
776792
{ /* sentinel */ }
777793
};
778794

0 commit comments

Comments
 (0)