|
4 | 4 | */ |
5 | 5 |
|
6 | 6 | /dts-v1/; |
7 | | -#include <dt-bindings/clock/rk618-cru.h> |
8 | 7 | #include <dt-bindings/display/media-bus-format.h> |
9 | 8 | #include "px30-evb-ddr3-v10.dtsi" |
10 | 9 |
|
|
117 | 116 | &i2c1 { |
118 | 117 | status = "okay"; |
119 | 118 |
|
120 | | - rk618@50 { |
121 | | - compatible = "rockchip,rk618"; |
| 119 | + rk618: rk618@50 { |
122 | 120 | reg = <0x50>; |
123 | 121 | interrupt-parent = <&gpio2>; |
124 | 122 | interrupts = <12 IRQ_TYPE_LEVEL_HIGH>; |
125 | 123 | pinctrl-names = "default"; |
126 | 124 | pinctrl-0 = <&i2s1_2ch_mclk>; |
127 | | - clocks = <&cru SCLK_I2S1_OUT>; |
128 | | - clock-names = "clkin"; |
129 | 125 | assigned-clocks = <&cru SCLK_I2S1_OUT>; |
130 | 126 | assigned-clock-rates = <11289600>; |
131 | 127 | reset-gpios = <&gpio0 RK_PA0 GPIO_ACTIVE_LOW>; |
132 | 128 | status = "okay"; |
| 129 | + }; |
| 130 | +}; |
133 | 131 |
|
134 | | - clock: cru { |
135 | | - compatible = "rockchip,rk618-cru"; |
136 | | - clocks = <&cru SCLK_I2S1_OUT>, <&cru DCLK_VOPL>; |
137 | | - clock-names = "clkin", "lcdc0_dclkp"; |
138 | | - assigned-clocks = <&clock SCALER_PLLIN_CLK>, |
139 | | - <&clock VIF_PLLIN_CLK>, |
140 | | - <&clock SCALER_CLK>, |
141 | | - <&clock VIF0_PRE_CLK>, |
142 | | - <&clock CODEC_CLK>, |
143 | | - <&clock DITHER_CLK>; |
144 | | - assigned-clock-parents = <&cru SCLK_I2S1_OUT>, |
145 | | - <&clock LCDC0_CLK>, |
146 | | - <&clock SCALER_PLL_CLK>, |
147 | | - <&clock VIF_PLL_CLK>, |
148 | | - <&cru SCLK_I2S1_OUT>, |
149 | | - <&clock VIF0_CLK>; |
150 | | - #clock-cells = <1>; |
151 | | - status = "okay"; |
152 | | - }; |
| 132 | +#include <arm/rk618.dtsi> |
| 133 | + |
| 134 | +&rk618_clkin { |
| 135 | + clocks = <&cru SCLK_I2S1_OUT>; |
| 136 | +}; |
| 137 | + |
| 138 | +&rk618_lcdc0_dclkp { |
| 139 | + clocks = <&cru DCLK_VOPL>; |
| 140 | +}; |
| 141 | + |
| 142 | +&rk618_hdmi { |
| 143 | + status = "okay"; |
| 144 | + |
| 145 | + ports { |
| 146 | + #address-cells = <1>; |
| 147 | + #size-cells = <0>; |
| 148 | + |
| 149 | + port@0 { |
| 150 | + reg = <0>; |
153 | 151 |
|
154 | | - hdmi { |
155 | | - compatible = "rockchip,rk618-hdmi"; |
156 | | - clocks = <&clock HDMI_CLK>; |
157 | | - clock-names = "hdmi"; |
158 | | - assigned-clocks = <&clock HDMI_CLK>; |
159 | | - assigned-clock-parents = <&clock VIF0_CLK>; |
160 | | - status = "okay"; |
161 | | - |
162 | | - ports { |
163 | | - #address-cells = <1>; |
164 | | - #size-cells = <0>; |
165 | | - |
166 | | - port@0 { |
167 | | - reg = <0>; |
168 | | - |
169 | | - hdmi_in_rgb: endpoint { |
170 | | - remote-endpoint = <&rgb_out_hdmi>; |
171 | | - }; |
172 | | - }; |
| 152 | + hdmi_in_rgb: endpoint { |
| 153 | + remote-endpoint = <&rgb_out_hdmi>; |
173 | 154 | }; |
174 | 155 | }; |
175 | 156 | }; |
|
0 commit comments