Skip to content
View VinhTechiee's full-sized avatar
🤒
Out sick
🤒
Out sick

Block or report VinhTechiee

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
VinhTechiee/README.md

Vinh Le · Ho Chi Minh City University of Technology, VNU-HCM

Embedded Systems · IoT · Firmware · Digital Design

Profile views


About

I am an engineering student at Ho Chi Minh City University of Technology (HCMUT - VNUHCM), with a focus on embedded systems, IoT applications, and low-level software development.

My work is mainly centered around building small but complete technical systems, from writing firmware and working with microcontrollers to studying communication protocols, digital logic, and computer architecture. I am interested in how software interacts with hardware under real constraints such as timing, memory usage, data transfer, and limited computing resources.

At the moment, I am looking for an internship opportunity in Embedded Systems, IoT Engineering, Firmware Development, or Digital Design, where I can contribute to practical engineering tasks and continue improving through real project experience.


Technical Focus

  • Embedded C/C++ programming
  • Microcontroller-based system development
  • ESP32 and Arduino platforms
  • GPIO, UART, and serial communication
  • MQTT-based IoT communication
  • Digital design using Verilog HDL
  • FPGA-oriented design and simulation
  • Data structures, algorithms, and runtime analysis
  • Low-level architecture and system-level optimization

Technical Skills

Programming Languages

Embedded Systems and IoT

Digital Design and System Knowledge

Tools


Selected Projects

Wiener Filter - MIPS Assembly Implementation

Repository: Wiener-Filter-MIPS

Implemented a Wiener filtering pipeline in MIPS Assembly, including cross-correlation, autocorrelation, Toeplitz matrix construction, linear system solving, and MMSE evaluation.

This project gave me practical experience in implementing a signal processing algorithm at a low level. It required careful handling of memory layout, register usage, loop control, and numerical operations without relying on high-level language abstractions.

Main topics: MIPS Assembly Digital Signal Processing MMSE Low-level Programming


3D Memory Architecture - Verilog FPGA Design

Repository: Verilog-3D-Memory-Architecture

Designed and simulated an 8×8×8 3D memory architecture using Verilog HDL. The design includes synchronous read/write logic, address-based memory access, and simulation-based verification using Xilinx Vivado.

This project helped me strengthen my understanding of memory organization, hardware description, and basic verification workflow in digital design.

Main topics: Verilog FPGA Design Memory Architecture Digital Logic


Traveling Salesman Problem - Benchmark and Visualization

Repository: Traveling-Salesman-Problem-Benchmark

Implemented and compared several approaches for the Traveling Salesman Problem, including Nearest Neighbor, 2-opt optimization, and Brute Force.

The focus of this project was not only to solve the problem, but also to observe how different algorithms behave in terms of runtime, result quality, and scalability.

Main topics: Algorithms Optimization Benchmarking Visualization


Sorting Algorithms - Visualization and Benchmarking

Repository: Sorting-Algorithms

Built a small benchmarking system for common sorting algorithms, combining C++ implementations with Python-based runtime analysis and visualization.

The project compares theoretical time complexity with measured execution time across different input sizes.

Main topics: C++ Python Sorting Algorithms Performance Analysis


Botkify Playlist - Linked List System

Repository: Botkify-Playlist-Linkedlist

Developed a basic playlist management system using linked list data structures. The project includes insertion, deletion, traversal, and basic memory handling.

This project was useful for practicing pointer manipulation, dynamic data structures, and memory-related implementation details in C/C++.

Main topics: Linked List Data Structures Memory Management


Current Learning Focus

I am currently spending more time on:

  • Advanced Embedded C programming
  • ESP32 system development
  • MQTT-based IoT architecture
  • Verilog and digital system design
  • Communication between embedded devices and external systems
  • Fundamentals of edge computing

GitHub Activity

GitHub Activity Graph

Contribution Snake

GitHub contribution snake animation

Contact

I am open to internship opportunities related to embedded systems, IoT, firmware development, and digital design.


Building, testing, debugging, and improving systems one step at a time.

Pinned Loading

  1. Botkify-Playlist-Linkedlist Botkify-Playlist-Linkedlist Public

    C++ music playlist application using circular doubly linked list with optimized algorithm design.

    C++

  2. How_to_train_your_dragon-Part-I-. How_to_train_your_dragon-Part-I-. Public

    C++ battle simulation engine featuring 2D map traversal, state tracking, and special effect processing.

    C++

  3. How_to_train_your_dragon-part-II-. How_to_train_your_dragon-part-II-. Public

    A turn-based simulation system implemented in C++ for the “How to Train Your Dragon – Part II” assignment, emphasizing object-oriented design, polymorphism, and explicit dynamic memory management w…

    C++

  4. Traveling-Salesman-Problem-Benchmark Traveling-Salesman-Problem-Benchmark Public

    Benchmark and visualization of Traveling Salesman Problem algorithms (Nearest Neighbor, 2-opt, and Brute Force) with performance analysis and interactive dashboard.

    Python

  5. Verilog-3D-Memory-Architecture Verilog-3D-Memory-Architecture Public

    Implementation and simulation of an 8×8×8 3D memory architecture using Verilog HDL with synchronous read/write control, developed and verified in Xilinx Vivado.

    Verilog

  6. Wiener-Filter-MIPS Wiener-Filter-MIPS Public

    MIPS assembly implementation of a Wiener filtering pipeline, including cross-correlation, autocorrelation, Toeplitz matrix construction, linear system solving, and MMSE evaluation.

    Assembly